



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)



Bib Data Sheet

CONFIRMATION NO. 1696

|                             |  |              |                        |                                      |
|-----------------------------|--|--------------|------------------------|--------------------------------------|
| SERIAL NUMBER<br>10/534,962 | FILING OR 371(c)<br>DATE<br>05/16/2005<br>RULE | CLASS<br>174 | GROUP ART UNIT<br>2841 | ATTORNEY<br>DOCKET NO.<br>033036.088 |
|-----------------------------|--|--------------|------------------------|--------------------------------------|

## APPLICANTS

Masayoshi Kondo, Akita, JAPAN;  
 Masaaki Kato, Akita, JAPAN;  
 Toshiaki Chuma, Akita, JAPAN;  
 Satoru Nakao, Akita, JAPAN;  
 Kentaro Fujiura, Akita, JAPAN;

## \*\* CONTINUING DATA \*\*\*\*\*

This application is a 371 of PCT/JP03/14741 11/19/2003

## \*\* FOREIGN APPLICATIONS \*\*\*\*\*

JAPAN 2002-344568 11/27/2002

## IF REQUIRED, FOREIGN FILING LICENSE GRANTED

\*\* 03/24/2006

|                                 |  |                  |                |              |                    |
|---------------------------------|--|------------------|----------------|--------------|--------------------|
| Foreign Priority claimed        | <input checked="" type="checkbox"/> yes <input type="checkbox"/> no  | STATE OR COUNTRY | SHEETS DRAWING | TOTAL CLAIMS | INDEPENDENT CLAIMS |
| 35 USC 119 (a-d) conditions met | <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance | JAPAN            | 5              | 32           | 5                  |
| Verified and Acknowledged       | <i>[Signature]</i> <i>[Initials]</i>   |                  |                |              |                    |

## ADDRESS

25461

## TITLE

Circuit board, multi-layer wiring boards, method of producing circuit boards and method of producing multilayer wiring boards

|                             |   |   |
|-----------------------------|---|---|
| FILING FEE RECEIVED<br>1900 | FEES: Authority has been given in Paper<br>No. _____ to charge/credit DEPOSIT ACCOUNT<br>No. _____ for following: | <input type="checkbox"/> All Fees<br><input type="checkbox"/> 1.16 Fees ( Filing )<br><input type="checkbox"/> 1.17 Fees ( Processing Ext. of time )<br><input type="checkbox"/> 1.18 Fees ( Issue )<br><input type="checkbox"/> Other _____<br><input type="checkbox"/> Credit |
|-----------------------------|---|---|